Enhancing Performance of Tall-Skinny QR Factorization using FPGAs

Abid Rafique Imperial College London

August 31, 2012

< ∃ >

Enhancing Performance of Tall-Skinny QR Factorization using FPGAs

Our Claim

Common Misconception:

Dense linear algebra is always better on GPU.

We will show that it is true for square matrices but for tall-skinny matrices, FPGA is a better architecture.

< ∃ →

Stationary Video Background Subtraction









Stationary Video Background Subtraction



Potential Real-time Applications (30 frames/sec)

- Video Surveillance
- Traffic Monitoring

Stationary Video Background Subtraction



Potential Real-time Applications (30 frames/sec)

- Video Surveillance
- Traffic Monitoring

Robust Method

Singular Value Decomposition (SVD)

 Tall-Skinny Matrix (M) containing video frames as columns

$$\mathsf{M} = \begin{pmatrix} \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \\ f_1 & f_2 & \vdots & f_{99} & f_{100} \\ \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \end{pmatrix}$$

 $m \times n = 110,592 \times 100$

• SVD :
$$O(m^2n + mn^2 + n^3)$$

• QR : $O(mn^2 + n^3)$

< ∃ >

 Tall-Skinny Matrix (M) containing video frames as columns

$$\mathsf{M} = \begin{pmatrix} \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \\ f_1 & f_2 & \vdots & f_{99} & f_{100} \\ \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \end{pmatrix}$$



• SVD :
$$O(m^2n + mn^2 + n^3)$$

• QR : $O(mn^2 + n^3)$



▲ 国 ▶ ▲ 国 ▶ 二 国 …

 Tall-Skinny Matrix (M) containing video frames as columns

$$\mathsf{M} = \begin{pmatrix} \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \\ f_1 & f_2 & \vdots & f_{99} & f_{100} \\ \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \end{pmatrix}$$

 $m \times n = 110,592 \times 100$

• SVD :
$$O(m^2n + mn^2 + n^3)$$

• QR : $O(mn^2 + n^3)$



CPU-Only \sim 10 min

▲ 臣 ▶ ▲ 臣 ▶ ○ 臣 → の � () ◆

 Tall-Skinny Matrix (M) containing video frames as columns

$$\mathsf{M} = \begin{pmatrix} \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \\ f_1 & f_2 & \vdots & f_{99} & f_{100} \\ \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \end{pmatrix}$$

 $m \times n = 110,592 \times 100$

• SVD :
$$O(m^2n + mn^2 + n^3)$$

• QR : $O(mn^2 + n^3)$



 $\begin{array}{l} \mbox{CPU-Only} \sim 10 \mbox{ min} \\ \mbox{GPU} + \mbox{CPU} \sim 17 \mbox{ sec} \end{array}$

▲ 臣 ▶ ▲ 臣 ▶ ▲ 臣 → � � �

 Tall-Skinny Matrix (M) containing video frames as columns

$$\mathsf{M} = \begin{pmatrix} \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \\ f_1 & f_2 & \vdots & f_{99} & f_{100} \\ \vdots & \vdots & \dots & \vdots & \vdots \\ \vdots & \vdots & \dots & \vdots & \vdots \end{pmatrix}$$

 $m \times n = 110,592 \times 100$

• SVD :
$$O(m^2n + mn^2 + n^3)$$

• QR : $O(mn^2 + n^3)$



 $\begin{array}{l} \mbox{CPU-Only} \sim 10 \mbox{ min} \\ \mbox{GPU} + \mbox{CPU} \sim 17 \mbox{ sec} \\ \mbox{FPGA} + \mbox{CPU} \sim 2\text{-}3 \mbox{ sec} \\ \end{array}$

Some Extreme Aspect Ratios of Tall-Skinny Matrices

QR Application	Aspect Ratio		
	$\left(\frac{m}{n}\right)$		
Background Subtraction	~ 1000		
Least Squares	~ 1000		
Iterative Solvers	$\sim 100,000$		

Enhancing Performance of Tall-Skinny QR Factorization using FPGAs

What we want to achieve?



What we want to achieve?



What we want to achieve?



Outline

- What is QR Factorization?
- Why Tall-Skinny QR is challenging to parallelize?
- How Communication-Avoiding QR (CAQR) exposes parallelism?
- Our Contribution
 - Why GPUs under-perform for CAQR?
 - How we can exploit architectural features of FPGAs to enhance performance?
- Results

▶ < Ξ ▶</p>

Algorithm	Householder QR
Require: A m	hatrix $A \in \mathbb{R}^{m imes n}$
for $k = 1$	to <i>n</i> – 1 do
$x_k := A($	[k:m, k]
$[\mathbf{v}_k, \tau_k] :=$	= house(x _k)
$P_k := I$	$+ \tau_k v_k v_k^T$
A(k:m, k	$k:n) := P_k A(k:m, k:n)$
end for	
return	



イロト イポト イヨト イヨト

Э

Algorithm Householder QR
Require: A matrix $A \in \mathbb{R}^{m \times n}$
for $k = 1$ to $n - 1$ do
$x_k := A(k:m, k)$
$[v_k, \tau_k] := house(x_k)$
$P_k := I + \tau_k v_k v_k^{T}$
$A(k:m, k:n) := P_k A(k:m, k:n)$
end for
return



イロト イヨト イヨト イヨト

Э

Algorithm Householder QR
Require: A matrix $A \in \mathbb{R}^{m \times n}$
for $k = 1$ to $n - 1$ do
$x_k := A(k:m, k)$
$[v_k, \tau_k] := house(x_k)$
$P_k := I + \tau_k v_k v_k^T$
$A(k:m, k:n) := P_k A(k:m, k:n)$
end for
return

k = 3



イロト イヨト イヨト --

э

	K = 3			
Algorithm Householder QR				-
Require: A matrix $A \in \mathbb{R}^{m \times n}$	r	_	n	_
for $k = 1$ to $n - 1$ do		х	х	х
$x_k := A(k:m, k)$		0	х	х
$[\mathbf{v}_k, \tau_k] := house(\mathbf{x}_k)$		0	0	x
$P_k := I + \tau_k v_k v_k'$		0	0	0
$A(k:m, k:n) := P_k A(k:m, k:n)$ end for		0	0	0
return		0	0	0
	l			
		P ₃ F	୵ୢ⊦	ר₁

$$R = P_{n-1}P_{n-2} \cdot P_1A$$

$$Q = P_1^T P_2^T \cdot P_{n-2}^T P_{n-1}^T$$



▶ < ≣ ▶



→ < Ξ →</p>









Enhancing Performance of Tall-Skinny QR Factorization using FPGAs

Communication-Avoiding QR Factorization

Communication is costly compared to computation

- Divide-and-Conquer Approach- Do as much local computations as possible and avoid communications
- Only R factors are communicated to the neighbours



Enhancing Performance of Tall-Skinny QR Factorization using FPGAs

Outline

- ▶ What is QR Factorization?
- ► Why Tall-Skinny QR is challenging to parallelise?
- ► How Communication-Avoiding QR (CAQR) exposes parallelism?
- Our Contribution
 - Why GPUs under-perform for CAQR?
 - How we can exploit architectural features of FPGAs to enhance performance?
- Results

ヨトメヨト





イロト イヨト イヨト イヨト

12/18





イロト イヨト イヨト イヨト

12/18





イロト イヨト イヨト イヨト





イロト イヨト イヨト イヨト

12/18



- **Small register file** size lead to low arithmetic intensity
- Global communication in merge stage leads to high lateny
- Low utilization of SMs as few are active in successive merge stages





イロト 不同 トイヨト イヨト

æ.,





イロト 不同 トイヨト イヨト

Э.





イロト 不同 トイヨト イヨト

Э.





イロト 不同 トイヨト イヨト





◆□▶ ◆圖▶ ◆注▶ ◆注▶ 「注」





イロト 不同 トイヨト イヨト

æ.,





イロト 不同 トイヨト イヨト

æ.,





◆□▶ ◆圖▶ ◆注▶ ◆注▶ 「注」





◆□▶ ◆圖▶ ◆注▶ ◆注▶ 「注」



- ► Large Scratch Pad Memory arithmetic intensity ~ 16×
- Local communication
- High utilization due to pipeline parallelism



・ロト ・回ト ・ヨト ・ヨト

э

Householder QR Datapath



14/18

э

▶ < ≣ ▶

Householder QR Datapath



 Utilizing high memory bandwidth and full resource utilization of FPGA we get 129 Peak GFLOPs (Double-Precision) on Virtex6-SX475T.

Experimental Setup

Nvidia C2050 Fermi (515 Peak Double Precision GFLOPs).

- CULA QR Routine
- CAQR Routine from UC Berkeley (Thanks to Michael Anderson).
- Xilinx Virtex-6 SX475T with Xilinx Coregen Library (225 Peak Double Precision GFLOPs).
 - Synthesizing Tiled Matrix Decomposition on FPGAs. Tai *et.al.* (FPL 2011)

< 三 > < 三 > …

-X GPU (CULA)



→ GPU (CULA) — GPU (CAQR)







Enhancing Performance of Tall-Skinny QR Factorization using FPGAs





Enhancing Performance of Tall-Skinny QR Factorization using FPGAs

FPGAs Performance vs. Matrix Height (n = 51)





Conclusions

- The communication-bound tall-skinny QR factorization becomes compute-bound with communication-avoiding linear algebra.
- ► Tall-skinny QR performance is good on FPGAs compared to GPUs
 - Large scratch pad memory vs. Register file
 - **Local communication** vs. Global communication in merge stage
 - High utilization of floating point cores vs. low utilization of SMs during the irregular merge stage
- Comparison
 - ▶ 4.5× speed up over CAQR
 - $7.7 \times$ speed up over previous FPGA work
 - Much higher speed up factors over Intel MKL and CULA QR routines.

Questions?

• • = • • = •