Hardware Implementation of Stereo Correspondence **Algorithm for the Exomars Mission** G. Lentaris¹, D. Diamantopoulos¹, K. Siozios,¹ D. Soudris¹ and M. Avilés Rodrigálvarez² ¹ ECE School, National Technical Univ. of Athens, Greece, ² GMV, Spain

1. Objectives

• VHDL implementation of a stereo correspondence algorithm for rover navigation • Design toolset for supporting the HW/SW co-design methodology

• Architecture Design Space Exploration





3. Architecture of Disparity Module

- Implementation Optimizations
- Division of image in bands
- Sequential processing of bands
- **Compute one disparity level per iteration**
- Parallelize convolution (mask multiplication)
- **Extensive pipelining from image memory to** disparity memory
 - > throughput: one pixel per cycle
 - > effectively, dozens of pixels processed in parallel

Band O	Band O
Band 1	Band 1



Component	Slices	LUTs	Registers	RAM Blocks
Image Storage	73	195	229	32
Difference &	106	327	92	0
Expansion				
Convolution	603	1,910	1,952	7
MDS &	206	586	843	62
Interpolation				
Control	10	21	18	0
Total	998	2,978	3,116	101







This work is supported by ESA (European Space) Agency) project "Sparing Robotics Technologies For Autonomous Navigation (SPARTAN)". (ESA/ESTEC ITT Reference AO/1-6512/10/NL/EK).