

# DESIGN SPACE EXPLORATION FOR AUTOMATICALLY GENERATED CRYPTOGRAPHIC HARDWARE USING FUNCTIONAL LANGUAGES

D. Wolfs<sup>1,3</sup>, K. Aerts<sup>2,3</sup>, N. Mentens<sup>1,3</sup>


<sup>1</sup> KU Leuven, ESAT-SCD/COSIC, Kasteelpark Arenberg 10, 3001 Leuven, Belgium

<sup>2</sup> KU Leuven, CS-Informatica/DTAI, 3001 Leuven, Belgium

<sup>3</sup> KHLim, ACRO-ES&S, Agoralaan Gebouw B bus 3, 3590 Diepenbeek, Belgium  
email: {davy.wolfs,kris.aerts,nele.mentens}@khlim.be

## Goals:

- EDA tool for the automatic generation of cryptographic hardware in VHDL
- taking into account user requirements by design space exploration



## Results:

- listing features for design space exploration
  - exploration in the generation phase
  - exploration in the synthesis phase (by exploring options of synthesis tool)
- data path example: 192-bit adder → 32 automatically generated architectures
- control logic example: AES controller → 18 automatically generated architectures

This research was funded by BOF project CREA/09/016 of the Katholieke Universiteit Leuven.