Fast and Accurate Single Bit Error Injection into SRAM **Based FPGAs**

Uli Kretzschmar, Armando Astarloa, Jaime Jimenez, Mikel Garay, Javier Del Ser

Introduction



When impacting the silicon of an integrated circuit heavy ions, protons and other kinds of radiation can lead to single effects. These single effects are changes in the logic of some connections and can lead to wrong system behaviour.

For critical applications the consequences of this need to be considered, which requires a fault emulation strategy. Many fault injection strategies today base either on external or internal reconfiguration, where each of the two has different strengths.

SBE test flow



Complete reconfiguration in the outer loop results in a high accuracy, the fast partial reconfiguration in the inner loop leads to fast SBE emulation times for SBE test flow execution.

Accuracy estimation



The accuracy of this flow is strongly dependent For example $\mu = 3$: on the frequency of SBE side effects to happen. SBE side effects occur when bits of the ICAP manipulation logic get affected by injection of er-rors. The probability of this situation to occur is $P_{SEU}^3 = \begin{pmatrix} 3 \\ 2 \end{pmatrix} P_{sSEU}^2 (1 - P_{sSEU}) + \underbrace{P_{sSEU}^3}_{sSEU}$ small and can be estimated as follows.

 P_{sSeu} is the probability of the n-th injection result to be side-effect free.

$$P_{sSEU} = \frac{1}{n} \sum_{k=1}^{n} (1 - \frac{B_{con} p_{ctr}}{B_{dev}})^k$$

For time redundant results P_{SEU}^{μ} is the probability of the voted result to be side effect free.

$$P_{SEU}^{\mu} = \sum_{\substack{x = \lceil \mu/2 \rceil \\ x \in \mathbb{N}}}^{\mu} {\binom{\mu}{x}} P_{sSEU}^{x} (1 - P_{sSEU})^{\mu - x}$$



Effect of time redundancy

Accuracy for different μ



Speed accuracy tradeoffs

Optimal voting (accuracy)

Optimal voting (device)

Speed-up VS external



Temporal redundancy has a significant positive impact on the accuracy of the SBE test flows results. Using redundancy the achievable maxiConsidering the additional em- Different device sizes and by The achievable speed-up of the ulation time of redundancy dif- this relative SEU controller sizes SBE flow versus external injectferent different μ result in the do not impact significantly the ing depends strongly on the reshortest SBE emulation time. optimal voting strategy. quired SBE accuracy.

mum inner loop count grows significantly.

Future Work

There are two major categories:

- Execution of the SBE test flow
- Improvements to the SEU controller

References

- U. Kretzschmar, A. Astarloa, J. Lazaro, U. Bidarte and J. Jimenez. Robustness Analysis of Different AES Implementations |1| on SRAM Based FPGAs. In 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig). SEU Strategies for Virtex-5 Devices. In Xilinx Documentation XAPP864, Ken Chapman and Les Jones. http://www.xilinx.com
- [3] Xilinx Corp. Device reliability report, fourth quarter 2010. In Xilinx Documentation UG116, http://www.xilinx.com