



DWARV 2.0: A CoSy-based C-to-VHDL Hardware Compiler

Razvan Nane, Vlad-Mihai Sima, Bryan Olivier, Roel Meeuws, Yana Yankova, Koen Bertels



Experimental Results

Methodology:

- Target Platform: Xilinx Virtex5 ML510 board.
 - LegUp [2] cycle information obtained by running the LegUp simulation scripts.
 - DWARV cycle information obtained by running the generated CCU in Modelsim.
 - To integrate LegUp in our design, we built a simple wrapper around the generated verilog module.
 - Both DWARV generated CCU and the LegUp module were synthesized decreasingly from 350 MHz to obtain Max. Freq. (the highest frequency for which the design was successfully routed).
 - Cycle information and Max. Freq. obtained used to compute the Speed-ups.

Conclusion

- Up to 4.41x kernel speedup vs. LegUp HW compiler [2].
 - Highly extensible due to the CoSy framework [3].
 - Support for a wide range of C-language constructs.
 - Support for FP operations and custom IP block calls.

Future Work

- Study and identify hardware compiler optimisations.
 - Hardware reuse based on scheduling templates.
 - Tool chain integration and support for AOP

Acknowledgement

This research is partially supported by:

- Artemisia iFEST project (grant 100203)
 - Artemisia SMECY project (grant 100230)
 - FP7 Reflect project (grant 248976)

Data Types	Statements	IP Library Fields
Integer 64 bit	div, mod	IP name
Floating Point	case, label, switch	Input port names
Multi-dim arrays	function calls	Output port names
Struct	while, do-while	Operation type & size
Union	return, break	Latency & frequency

References

- [1] **The MOLEN Polymorphic Processor**, S.Vassiliadis, S.Wong, G.N.Gaydadjiev, K.Bertels, G.Kuzmanov, E.M.Panainte, *IEEE Transactions on Computers*, 2004, pp1363-1375
 - [2] **LegUp: high-level synthesis for FPGA-based processor/accelerator systems**. A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. Anderson, S. Brown and T. Czajkowski. *Proceedings of the 19th ACM/SIGDA international symposium on FPGA '11*: 33–36.
 - [3] **CoSy compiler platform**. Associated Compiler Experts ACE. [Online]. Available: www.ace.nj/

