Incremental Signal-Tracing for FPGA Debug

Eddie Hung, Steven J. E. Wilton

{eddieh, stevew}@ece.ubc.ca

University of British Columbia Vancouver, Canada

FPL :: Aug 2012

What this talk is about

- FPGAs have many advantages
 - Ability for "Desktop Fabrication"
 - Commonly used to prototype and verify ASICs

What this talk is about

- FPGAs have many advantages
 - Ability for "Desktop Fabrication"
 - Commonly used to prototype and verify ASICs
- But even so, debug is still hard!



What this talk is about

- FPGAs have many advantages
 - Ability for "Desktop Fabrication"
 - Commonly used to prototype and verify ASICs
- But even so, debug is still hard!



 This work: Incremental techniques for trace-buffer insertion

- Debug is the process of locating and eliminating <u>design</u> errors – 'bugs' – in ICs
- Important as mistakes in silicon cost **big** money
 - 2007: AMD K10 TLB bug 4 months
 - 2011: Intel 'Sandy Bridge' chipset \$700 million

- Pre-Silicon techniques alone are insufficient
 - Software simulation effective, but slow
 - Latest Core i7 (2.6 GHz) simulates at 2-3Hz
 - Formal verification limited to small components
 - Unable to interact with real-world stimulus
- FPGA prototypes -- fast and physical
 - Instant circuit fabrication: quick turnaround
 - Runs at near-speed: increased coverage

- For debug, same challenge as ASICs: visibility
 - Limited I/O: lack of access to internal nodes



- Enhance observability with trace-buffers:
 - Sample a subset of signals into on-chip memories
 - Capturing a sequence of states, at full speed



- Enhance observability with trace-buffers:
 - Sample a subset of signals into on-chip memories
 - Capturing a sequence of states, at full speed
 - Does not cost *extra* silicon area
 - FPGAs commonly not filled to capacity
 - Example IP: Xilinx ChipScope, Altera SignalTap, Tektronix Certus

⇒ Faster debug turnaround



- FPGAs are getting larger, so is CAD runtime
 - Hours or even a full day are not uncommon



- FPGAs are getting larger, so is CAD runtime
 - Hours or even a full day are not uncommon
- Use Incremental-Compilation techniques!



- Incremental Compilation is not new...
- Crucially: during debug, only want to <u>observe</u>
- Instrument *without* modifying user-circuit
 - Incrementally add trace connections using spare resources not used in the original circuit mapping
 - Faster turnaround time between debug iterations
 - Preserve circuit mapping and avoid heuristic CAD
 - But what are its limitations?

- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin



14

- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin



- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin



- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin



- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin



- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin



- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin
 - Logic element symmetry leave from any OPIN



- Two techniques to improve feasibility:
 - Many-to-many flexibility connect to any trace-pin
 - Logic element symmetry leave from any OPIN



- Investigate using VPR6 (VTR)
 - Hetereogeneous architecture with hard-mul & RAM
 - Perform packing-placement-routing as normal
 - Randomly instrument results with trace-buffers



• OPINs individually routable to any trace-pin



• Percentage of selections *completely* trace-able



• Percentage of selections *completely* trace-able



Dotted lines are without LE symmetry

25

• Runtime (75% trace demand):



• Effect on Critical Path Delay

	Probability Affected	Average Increase
mkSMAdapter4B	11.9%	3.4%
or1200	4.7%	3.6%
mkDelayWorker32B	2.4%	3.6%
LU8PEEng	<0.1%	0.2%

Conclusion

- FPGAs are increasingly being used for debug
- Incremental-Tracing ⇒ faster debug turnaround
 - Circuit signals can be connected to any trace-pin: many-to-many flexibility
 - 99.4% of OPINs can be incrementally-connected to 75% of the free on-chip memory ...
 - ... an order of magnitude quicker than re-compiling, for only a 20% increase in channel width
 - Code available at http://ece.ubc.ca/~eddieh