HeAP: Heterogeneous Analytical Placement for FPGAs

FPL 2012

Marcel Gort and Jason Anderson




UNIVERSITY OF

Motivation


- CAD for FPGAs takes too long (up to a day).
- FPGA placement contributes to a large proportion of overall CAD time.
- In ASIC domain, where millions of cells are handled by placement, fast analytical methods dominate.
- Recent work [1] adapted FastPlace to homogeneous FPGAs.
 - vs. VPR: ~13x speedup with 20% worse wirelength.
- Can we use analytical methods to place cells onto a realistic heterogeneous FPGA?


Analytical Placement (AP)

- Objective function: Half-Perimeter Wirelength (HPWL)
- Minimizing objective function:
 - Solve system of linear equations generated from connections between cells.
 - 1. Convert multi-pin nets to 2-pin nets.
 - 2. Create system of linear equations to solve **weighted sum of** squared distances between cells.
 - 3. Solve system using off-the-shelf linear systems solver.




 $\Phi = \mathsf{Min} \; [\; (\mathsf{X}_\mathsf{B} - \mathsf{X}_\mathsf{A})^2 + (\mathsf{X}_\mathsf{C} - \mathsf{X}_\mathsf{B})^2 + (\mathsf{X}_\mathsf{A} - 0)^2 + (3 - \mathsf{X}_\mathsf{C})^2 \;]$






 $X_A = 0.75, X_B = 1.5, X_C = 2.25$




 $X_A = 0.75, X_B = 1.5, X_C = 2.25$


Actual Solved Solution




AP Overview




Legalized Solution



- Adapted from SimPL [2].
- Find over-utilized area.




- Adapted from SimPL [2].
- Find over-utilized area.
- Find a larger surrounding area that can accommodate all cells within it.



- Adapted from SimPL [2].
- Find over-utilized area.
- Find a larger surrounding area that can accommodate all cells within it.
- Split the cells into two sets.




• Assign an area to each cell which is proportional to the total area of the cells.




- Assign an area to each cell which is proportional to the total area of the cells.
- Spread each set of cells separately, within the area assigned to it.




- Assign an area to each cell which is proportional to the total area of the cells.
- Spread each set of cells separately, within the area assigned to it.
- Alternate x and y spreading directions until solution is legal.





- Assign an area to each cell which is proportional to the total area of the cells.
- Spread each set of cells separately, within the area assigned to it.
- Alternate x and y spreading directions until solution is legal.





- Assign an area to each cell which is proportional to the total area of the cells.
- Spread each set of cells separately, within the area assigned to it.
- Alternate x and y spreading directions until solution is legal.



















AP Overview




Pseudo-connections




26


Pseudo-connections



Pseudo-connections




AP Overview




HeAP

- Analytical placement framework that targets commercial FPGAs.
 - Currently supports Cyclone II FPGAs.
 - Supports RAMs, DSPs, LABs, hard macros (carry chains).
- Uses Quartus University Interface Program (QUIP) to replace the placer in Quartus II.


FPGA








FPGA



ASIC




FPGA




ASIC




FPGA







• Snap to Grid $\frac{1}{2}$ cut generation in spreading is multi-objective.



- Snap to Grid / cut generation in spreading is multi-objective.
- Carry chains $\frac{l}{r}$ relative cell placements must be maintained.


FPGA






- Snap to Grid cut generation in spreading is multi-objective.
- Carry chains relative cell placements must be maintained.
- Cell type can only fit in correct slot type (e.g. RAMs in RAM slots).


FPGA




- Spread each cell type separately.
- Maintain legality.




- Spread each cell type separately.
- Maintain legality.




- Spread each cell type separately.
- Maintain legality.




- Spread each cell type separately.
- Maintain legality.




- Spread each cell type separately.
- Maintain legality.




- Spread each cell type separately.
- Maintain legality.




- Spread each cell type separately.
- Handle legality in spreading.




- Solver doesn't know about resource constraints but...
 - We can encourage solver to place a cell close to a legal slot by adding a pseudo-connection between that cell and the slot.
 - After enough iterations, solver will begin to generate solutions that are close to legal.



- Solver doesn't know about resource constraints but...
 - We can encourage solver to place a cell close to a legal slot by adding a pseudo-connection between that cell and the slot.
 - After enough iterations, solver will begin to generate solutions that are close to legal.



- Solver doesn't know about resource constraints but...
 - We can encourage solver to place a cell close to a legal slot by adding a pseudo-connection between that cell and the slot.
 - After enough iterations, solver will begin to generate solutions that are close to legal.



- Solver doesn't know about resource constraints but...
 - We can encourage solver to place a cell close to a legal slot by adding a pseudo-connection between that cell and the slot.
 - After enough iterations, solver will begin to generate solutions that are close to legal.
- Solve different types of cells together or separately?

Solving Orders

All Initial Placement Solve all Spread DSPs Spread RAMs Spread LABs


Solve all


Spread DSPs

Spread RAMs

Spread LABs


Solving Orders





 \bullet

Solving Order Convergence Rate




Experimental Methodology


- 1. Used Altera Quartus II to generate:
 - I/O placement
 - Cell packing
- 2. Run HeAP, targeting smallest of three Cyclone II FPGAs on which benchmark will fit.
- 3. Quartus II verifies legality and generates post-routing results.

Experimental Methodology

- vs. Quartus II:
 - All 4 cores of Intel core i5 using various Quartus effort levels.
- HeAP parallelization
 - During solving, x and y directions solved simultaneously.
 - During refinement, "move suggestion" phase parallelized.
- vs. Simulated Annealing (SA):
 - Code from non-timing driven VPR placement ("fast").
- 10 largest benchmarks from CHStone, QUIP, and MCNC.




HPWL Comparison




Wirelength vs. Run-time Landscape

- Varied Quartus Placement effort from 0.1, 0.5, 1.0, 2.0.
- Varied fitter effort level between auto and standard.
- Ran in timing and non-timing driven modes.


Wirelength vs. P&R Run-time Landscape




Wirelength vs. P&R Run-time Landscape




Wirelength vs. P&R Run-time Landscape



FMax vs. P&R Run-time Landscape



FMax vs. P&R Run-time Landscape



Conclusions

- AP can work well for Heterogeneous FPGAs.
 - Add pseudo connections to legal cell locations.
 - To obtain high quality and high speed, mix solving for each cell type separately and solving for cell types together.
- HeAP offers better run-time and wirelength than some Quartus II low effort placement runs.
- HeAP is unable to equal high-effort, high-quality results obtained using Quartus II.
- Compared to Quartus II run with default effort levels:
 - 4x faster than non-timing driven flow with 5% worse wirelength.
 - 11x faster than timing-driven flow with 4% worse wirelength and 9% worse FMax.

Future Work

- Timing-driven AP
 - 9% worse FMax when ignoring timing in placement. Can we improve on that?
- Quality-driven spreading
 - Spreading objective function does not consider wirelength.

Questions?