Imperial College London

# **Exploiting Run-time Reconfiguration In Stencil Computation**

#### Xinyu Niu, Qiwei Jin, Wayne Luk, Qiang Liu and Oliver Pell

Dept. of Computing, School of Engineering, Imperial College London, UK School of Electronic Information Engineering, Tianjin University, China Maxeler Technologies, UK



- Background
- Partitioning algorithm
- Analytical model
- Reconfiguration scheduling
- Results
- Future work
- Conclusion

# **Background: run-time reconfiguration**

- Purna and Bhatia 1999
  - temporal partitioning and data flow graph scheduling
- Singhal and Bozorgzadeh 2006
  - floorplanning for reconfiguration
- Bruneel, Abouelella and Stroobandt 2009
  - mapping applications to self-reconfiguring platform
- Iskander 2010
  - accelerate design validation
- Koch and Torresen 2011
  - run-time reconfigurable sorter for large-scale problems

# **Background: run-time reconfiguration**

- Purna and Bhatia 1999
  - temporal partitioning and data flow graph scheduling
- Singhal and Bozorgzadeh 2006
  - floorplanning for reconfiguration
- Bruneel, Abouelella and Stroobandt 2009
  - mapping applications to self-reconfiguring platform
- Iskander 2010
  - accelerate design validation
- Koch and Torresen 2011
  - run-time reconfigurable sorter for large-scale problems
- Our focus: automate reconfigurable stencil computation

### **Contributions**

- 1. identify reconfiguration opportunities
  - -partitioning algorithm: generate configurations based on variations in time dimension
- 2. analyse runtime benefits for stencil computation
  - -analytical model: optimise generated partitions, to fully utilise available resources
- 3. evaluate run-time solutions
  - -Scheduling algorithm: evaluate run-time benefits and overhead, to provide optimal run-time solution

# **Stencil Computation: Reverse Time Migration (RTM)**



# **1. Partitioning algorithm: functions to segments**

- segments
  - -functions in same data dependency level combined as a segment
  - -segment variations express algorithm variations in time dimension



7

# Partitioning algorithm: segments to configurations

- segments
  - -functions in same data dependency level cor segment
  - -segment variations express algorithm variation
- configurations
  - -one or more segments are combined as a valid configuration to be executed
  - -optimised configurations utilise run-time benefits



# **Partitioning algorithm: partitions**

- segments
  - -functions in same data dependency level combined as a segment
  - -segment variations express algorith dimension
- configurations
  - -one or more segments are combine configuration to be executed
  - -optimised configurations utilise run-
- partitions
  - -one or more configurations are coordinated to accomplish application tasks
  - -optimal partition balances run-time benefits and overhead



#### **Dynamic partitioning: algorithm**



# 2. Analytical model: data-paths



# Analytical model: error and resource consumption

- fully pipelined data-paths
- bit-width optimisation, arithmetic operation transform



# **Analytical model: FPGA resources**

- fully pipelined data-paths
- bit-width optimisation, arithmetic operation transform



### Analytical model: FPGA resource consumption

- fully pipelined data-paths
- bit-width optimisation and arithmetic operation transformation
- accumulating resource consumption

# Analytical model: memory systems

• customised memory architecture



# **Analytical Model: Memory Systems**

- customised memory architecture
- data access blocking



#### **Analytical model: memory systems**

- customised memory architecture
- analysing resource / bandwidth requirements

$$Bs = \frac{\sum_{1}^{P_{\text{knl}} \cdot P_{\text{t}} \cdot P_{\text{dp}}} m_{\text{dp}} \cdot (S \cdot (2 + N_{\text{c}}) + 1)}{A_{\text{B}} / (W_{\text{dp}} \cdot B_{\text{w}})}$$
$$m_{\text{dp}} = \frac{nx + (P_{\text{t}} - 1) \cdot 2S}{P_{\text{dp}}} \cdot (ny + (P_{\text{t}} - 1) \cdot 2S)$$

#### Analytical model: memory systems

- customised memory architecture
- analysing resource / bandwidth requirements

$$Bs = \frac{\sum_{1}^{P_{\text{knl}} \cdot P_{\text{t}} \cdot P_{\text{dp}}} m_{\text{dp}} \cdot (S \cdot (2 + N_{\text{c}}) + 1)}{A_{\text{B}} / (W_{\text{dp}} \cdot B_{\text{w}})}$$

$$m_{\text{dp}} = \frac{nx + (P_{\text{t}} - 1) \cdot 2S}{P_{\text{dp}}} \cdot (ny + (P_{\text{t}} - 1) \cdot 2S)$$
off-chip bandwidth requirement
$$BW_{\text{m}} \ge (W_{\text{dp}} \cdot B_{\text{w}} \cdot P_{\text{dp}}) \cdot P_{\text{knl}} \cdot f_{\text{knl}}$$

$$W_{\text{m}} = N \cdot (W_{\text{dp}} \cdot B_{\text{w}} \cdot P_{\text{dp}}) \quad N \in \{1, 2, 3...\}$$

# Analytical model: design scalability

- parallel data-paths: multiple memory access
- serial: multiple time steps



#### **Analytical model: optimisation**

• Objective

$$\text{Minimise: } C_{t} = R_{c/c} \cdot \frac{D \cdot O_{b} \cdot O_{t}}{f_{knl} \cdot P_{knl} \cdot P_{dp} \cdot P_{t}}$$

$$O_{b} = \frac{\frac{x-2\cdot S}{nx-2\cdot S} \cdot \frac{y-2\cdot S}{ny-2\cdot S} \cdot nx \cdot ny}{x \cdot y}$$

$$nx = \frac{x-2\cdot S}{\alpha} + 2\cdot S \quad ny = \frac{y-2\cdot S}{\beta} + 2\cdot S$$

$$O_{t} = \begin{cases} \frac{nx+(P_{t}-1)\cdot 2\cdot S}{nx} \cdot \frac{ny+(P_{t}-1)\cdot 2\cdot S}{ny} & \alpha \cdot \beta \neq 1 \end{cases}$$

#### **Analytical model: optimisation**

- Subject to:  $1 \ge Ds = \frac{\sum N_{\text{op},i} \cdot B_{\text{D}} \cdot T_{\text{D},i}}{A_{\text{D}}}$ Objective
- Constraints

$$O_{b} = \frac{\frac{x - 2 \cdot S}{nx - 2 \cdot S} \cdot \frac{y - 2 \cdot S}{ny - 2 \cdot S} \cdot nx \cdot ny}{x \cdot y} \qquad 1 \ge Bs = \frac{\sum_{1}^{P_{knl} \cdot P_{t} \cdot P_{dp}} m_{dp} \cdot (S \cdot (2 + N_{c}) + 1)}{A_{B} / (W_{dp} \cdot B_{w})}$$
$$nx = \frac{x - 2 \cdot S}{\alpha} + 2 \cdot S \quad ny = \frac{y - 2 \cdot S}{\beta} + 2 \cdot S \quad BW_{m} \ge (W_{dp} \cdot B_{w} \cdot P_{dp}) \cdot P_{knl} \cdot f_{knl}$$

$$O_t = \begin{cases} 1 & \alpha \cdot \beta = 1\\ \frac{nx + (P_t - 1) \cdot 2 \cdot S}{nx} \cdot \frac{ny + (P_t - 1) \cdot 2 \cdot S}{ny} & \alpha \cdot \beta \neq 1 \end{cases}$$

 $1 \ge Ls = \frac{\sum (N_{\rm op,i} \cdot B_{\rm L} \cdot T_{\rm L,i}) + I_{\rm L}}{I_{\rm L}}$ 

### **Analytical model: optimisation**

- Objective
- Constraints
- Overhead
  - -reconfiguration time
  - -data transfer time

$$C_{\rm re} = \frac{\gamma \cdot Max(B_{\rm s}, D_{\rm s}, L_{\rm s}, F_{\rm s})}{\theta}$$
$$C_{\rm m} = \frac{2 \cdot D \cdot W_{\rm dp} \cdot (1 + N_{\rm c}) \cdot B_{\rm w}}{\phi}$$

### **3. Reconfiguration scheduling**



#### Algorithm 3 Partition Scheduling Algorithm.

**Labels:**  $v_i$ : nodes ,  $p_i$ : partitions , Cur: current configuration Functions Conf $(v_i, p_i)$ : find the configuration in partition  $p_i$  that  $v_i \in c_i$ 

1: for  $p_i \in$  Partitions do 2: for  $v_i \in$  Source Nodes do 3:  $Cur \leftarrow Conf(v_i, p_i)$ 4: while  $v_i$ .NextNode  $\neq \emptyset$  do 5: if  $v_i \notin Cur$  then б:  $Cur \leftarrow Conf(v_i, p_i)$ 7:  $T_{exe} \neq Cur.C_{re} + Cur.C_m$ end if  $T_{exe} \neq Cur.C_t$ 9: 10:  $v_i \leftarrow v_i$ .NextNode 11: end while 12:  $p_i.T \leftarrow Max(T_{exe})$ 13: end for 14: Partition  $\leftarrow Min(p_i.T)$ 15: end for

#### **Results: model performance**



24

#### **Results: model performance**

fully utilise available resources



### **Results: model performance**

- fully utilise available resources
- model accuracy
- approximating peak performance



# **Results: optimal reconfiguration solution**

	CPU <sup>1</sup>			GPU <sup>2</sup>			-	FPG	A (static)	FPGA (optimal)			
data size <sup>3</sup>	s	m	1				[14]	s	m	1	s	m	1
execution time (t)	181.7	1458.2	5574.8	[10]	[11]	[12]	[14]	3.6	18.0	147.9	2.9	13.4	110.59
overhead time (t) <sup>4</sup>	0.03	0.01	0				07	0.14	0.58	3.88	0.22	0.82	5.8
throughput (GFlop/s) <sup>5</sup>	1.8	0.9	1.8	36	51.2	64.5	35.8 <sup>7</sup>	70.6	68.0	66.8	102.8	91.6	91.6
speed-up	1x	1x	1x		n/a 🗸		n/a	39.2x	76.4x	37.11x	57.1x	102.9x	50.9x
power (W) <sup>5</sup>	182	185	183	461	n/a	n/a	n/a	128	129	124	131	128	127
energy (10 <sup>3</sup> J) <sup>5</sup>	33	269	1020		n/a		n/a	0.5	2.3	18.3	0.4	1.7	14.6
efficiency ((MFlop/s)/W)	9.8	4.9	9.8	76.5	n a	n/a	n/a	551.4	527.1	538.9	785.0	715.6	721.3
efficiency gains	1x	1x	1x		n/a		n/2	56.7x	108.4x	55.4x	80.8x	145.1x	71.4x

improved system performance

-1.59 times faster than the best published GPU and FPGA results

# **Results: optimal reconfiguration solution**

	CPU <sup>1</sup>			GPU <sup>2</sup>			_	FPG	A (static)	FPGA (optimal)			
data size <sup>3</sup>	s	m	1				[14]	s	m	1	s	m	1
execution time (t)	181.7	1458.2	5574.8	[10]	[11]	[12]	[14]	3.6	18.0	147.9	2.9	13.4	110.59
overhead time (t) <sup>4</sup>	0.03	0.01	0				07	0.14	0.58	3.88	0.22	0.82	5.8
throughput (GFlop/s) <sup>5</sup>	1.8	0.9	1.8	36	51.2	64.5	35.8 <sup>7</sup>	70.6	68.0	66.8	102.8	91.6	91.6
speed-up	1x	1x	1x		n/a		n/a	39.2x	76.4x	37.11x	57.1x	102.9x	50.9x
power (W) <sup>5</sup>	182	185	183	461	n/a	n/a	n/a	128	129	124	131	128	127
energy (10 <sup>3</sup> J) <sup>5</sup>	33	269	1020		n/a		n/a	0.5	2.3	18.3	0.4	1.7	14.6
efficiency ((MFlop/s)/W)	9.8	4.9	9.8	76.5	n/a	n/a	n/a	551.4	527.1	538.9	785.0	715.6	721.3
efficiency gains	1x	1x	1x		n/a		n/a	56.7x	208.4x	55.4x	80.8x	145.1x	71.4x

- improved system performance
  - -1.59 times faster than the best published GPU and FPGA results
  - -1.45 times faster than optimized static implementation

# **Results: optimal reconfiguration solution**

	CPU <sup>1</sup>			GPU <sup>2</sup>			-	FPGA	A (static)	FPGA (optimal)			
data size <sup>3</sup>	s	m	1				[14]	s	m	1	s	m	1
execution time (t)	181.7	1458.2	5574.8	[10]	[11]	[12]	[14]	3.6	18.0	147.9	2.9	13.4	110.59
overhead time (t) <sup>4</sup>	0.03	0.01	0				07	0.14	0.58	3.88	0.22	0.82	5.8
throughput (GFlop/s) <sup>5</sup>	1.8	0.9	1.8	36	51.2	64.5	35.8 <sup>7</sup>	70.6	68.0	66.8	102.8	91.6	91.6
speed-up	1x	1x	1x		n/a		n/a	39.2x	76.4x	37.11x	57.1x	102.9x	50.9x
power (W) <sup>5</sup>	182	185	183	461	n/a	n/a	n/a	128	129	124	131	128	127
energy (10 <sup>3</sup> J) <sup>5</sup>	33	269	1020		n/a		n/a	0.5	2.3	18.3	0.4	1.7	14.6
efficiency ((MFlop/s)/W)	9.8	4.9	9.8	76.5	n/a	n/a	n/a	551.4	527.1	538.9	785.0	715.6	721.3
efficiency gains	1x	1x	1x		n/a		n/a	3.6.7x	108.4x	55.4x	80.8x	145.1x	71.4x

#### improved system performance

- -1.59 times faster than the best published GPU and FPGA results
- -1.45 times faster than optimized static implementation
- -1.42 times more energy efficient than the static designs



- generalise design methods
- partial reconfiguration
- run-time scheduling
- further applications



- design method to exploit run-time reconfiguration

   partitioner
  - -analytical model
  - -scheduler
- improved system performance
  - -1.59 times faster than the best published GPU and FPGA results
  - -1.45 times faster than optimized static implementation
  - -1.42 times more energy efficient than the static designs