

Tassadaq Hussain, Miquel Pericàs, Nacho Navarro, Eduard Ayguadé

University Polytechnic Catalunya / Barcelona Supercomputing Center / Tokyo Institute of Technology

{tassadaq.hussain, nacho.navarro, eduard.ayguade}@ bsc.es

{pericas.m.aa}@ m.titech.ac.jp




Figure- General Multi Hardware Accelerator Based System




Figure - Stall Time of Generic Vector Processor





Figure - PPMC Multi-core Architecture

Salient Features of Programmable Pattern based Memory Controller

- The PPMC based system can operate as stand-alone system, without support of the master core.
- PPMC supports multiple hardware accelerators using an event driven handshaking methodology.
- The PPMC system improves performance by efficiently prefetching complex/irregular data patterns.
- Due to the light weight (in terms of logic elements) of PPMC the system consumes less power.
- Standard C/C++ language calls are supported to identify tasks in software.




Figure - MicroBlaze based Multi-core Architecture




Figure - PPMC based Multi-core Architecture

Kernel	Application Description	Data Pattern	Regs,LUTs	OPs
Thresholding	An application of image segmentation which take streaming 8-bit pixel data and generates binary output.	Load/Store	2289,2339	1
Finite Impulse Response	Calculates the weighted sum of the current and past inputs.	Streaming	3953,2960	31
Fast Fourier Transform	Used for transferring a time-domain signal into corresponding frequency-domain signal.	1D Block	4977,2567	48
Matrix Multiplication	Output= Row[Vector] × Column[Vector].	Column and Row Vector	2925,1719	62
Laplacian solver	Applies discrete convolution filter that can approximate the second order derivatives.	2D Tiling	3380,2616	17
3D-Stencil Decomposition	An algorithm that averages nearest neighbor points (size 8x9x8) in 3D.	3D-Tiling	6977,5567	37

Table - Test Application




Figure - Multi-Accelerator Systems: Application Kernels Execution Time




Figure - Multi-Accelerator Systems: Memory Access Scheduling